

Doc. Number.
☐Tentative Specification
Preliminary Specification
Approval Specification

# MODEL NO.: N101BGE SUFFIX: L31

Customer: Common Model APPROVED BY SIGNATURE					
Name / Title Note:					
Please return 1 copy for your corsignature and comments.	nfirmation with your				

Approved By	proved By Checked By		
曾淑郁	曹文彬	何銘杰	
2013-09-12	2013-09-10	2013-09-09	
16:39:30 CST	14:39:40 CST	16:36:07 CST	



### **CONTENTS**

1. GENERAL DESCRIPTION		4
1.1 OVERVIEW		4
1.2 GENERAL SPECIFICAT	TONS	4
2. MECHANICAL SPECIFICATION	ONS	4
	NGS	
	F ENVIRONMENT	
	E RATINGS	
3.2.1 TFT LCD MODUL	E	6
	NS	
	GRAM	
	TIONS	
	TERISTICS	
4.3.1 LCD ELETRONIC	S SPECIFICATION	9
4.3.2 LED CONVERTER	R SPECIFICATION	11
4.3.3 BACKLIGHT UNIT	Γ	13
4.4 LVDS INPUT SIGNA	AL TIMING SPECIFICATIONS	14
4.4.1 LVDS DC SPECIF	FICATIONS	14
4.4.2 LVDS DATA FORM	MAT	14
4.4.3 COLOR DATA INF	PUT ASSIGNMENT	15
4.5 DISPLAY TIMING SPEC	IFICATIONS	16
4.6 POWER ON/OFF SEQU	IENCE	17
5. OPTICAL CHARACTERISTIC	S	18
5.1 TEST CONDITIONS		18
5.2 OPTICAL SPECIFICATION	ONS	18
6. RELIABILITY TEST ITEM		21
7. PACKING		22
7.1 MODULE LABEL		22
7.2 CARTON		23
	OD	
	ONS	
	DNS	
	IONS	
• •	JCTURE	
	ING	
Appendix. SYSTEM COVER	R DESIGN GUIDANCE	32
Version 3.0	23 September 2013	2/36



#### **REVISION HISTORY**

Version	Date	Page	Description
3.0	Sep. 9, 2013	All	Approval Spec Ver 3.0 was first issued.



#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N101BGE-L31 is a 10.1" (10.1" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 40 pins LVDS interface. This module supports 1366 x 768 HD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

#### 1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	10.1" diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1366 x R.G.B. x 768	pixel	-
Pixel Pitch	0.1629 (H) x 0.1629 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Luminance, White	200	Cd/m2	
Power Consumption	Total 2.346 W (Max.) @ cell 0.726 W (Max.), BL 1.	620 W (Max.)	(1)


Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2 \,^{\circ}\text{C}$ , whereas mosaic pattern is displayed.

#### 2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H) (w/o bracke)t	232.58	233.08	233.58	mm	
	Horizontal (H) (with bracke)t	242.50	243.00	243.50	mm	(4)
Module Size	Vertical (V) (w/o PCBA)	136.56	137.06	137.56	mm	(1) (2)
	Vertical (V) (with PCBA)	146.06	146.56	147.06	mm	(2)
	Thickness (T)	-	-	3.6	mm	
Active Area	Horizontal	222.22	222.52	222.82	mm	
Active Area	Vertical	124.81	125.11	125.41	mm	
	Weight	-	160	170	g	


Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.





#### 2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-040E-12 or TYCO 5-2069716-3.

User's connector Part No: IPEX-20453-040T-01




#### 3. ABSOLUTE MAXIMUM RATINGS

#### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Symbol	Va	lue	Unit	Note	
Item	Symbol	Min.	Max.	Offic	Note	
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)	
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max. (Ta <= 40 °C).
  - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
  - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.

#### **Relative Humidity (%RH)**



#### 3.2 ELECTRICAL ABSOLUTE RATINGS

#### 3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
Item	Cymbol	Min.	Max.	5	14010	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V <sub>IN</sub>	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	(26.0)	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5.0	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5.0	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.0 23 September 2013 6 / 36



#### 4. ELECTRICAL SPECIFICATIONS

#### **4.1 FUNCTION BLOCK DIAGRAM**



#### 4.2. INTERFACE CONNECTIONS

#### PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserve)	
2	VCCS	Power Supply (3.3V typ.)	
3	VCCS	Power Supply (3.3V typ.)	
4	VEDID	DDC 3.3V power	
5	NC	No Connection (Reserved for INNOLUX test)	
6	CLKEDID	DDC clock	
7	DATAEDID	DDC data	
8	Rxin0-	LVDS differential data input	R0-R5, G0
9	Rxin0+	LVDS differential data input	K0-K5, G0
10	VSS	Ground	
11	Rxin1-	LVDS differential data input	C1 C5 P0 P1
12	Rxin1+	LVDS differential data input	G1~G5, B0, B1
13	VSS	Ground	
14	Rxin2-	LVDS Differential Data Input	B2-B5,HS,VS, DE
15	Rxin2+	LVDS Differential Data Input	62-65,65,V3, DE
16	VSS	Ground	
17	RxCLK-	LVDS differential clock input	LVDS CLK
18	RxCLK+	LVDS differential clock input	LVD3 CLN
19	VSS	Ground	
20	NC	No Connection (Reserve)	
21	NC	No Connection (Reserve)	
22	VSS	Ground	

Version 3.0 23 September 2013 7 / 36



23	NC	No Connection (Reserve)
24	NC	No Connection (Reserve)
25	VSS	Ground
26	NC	No Connection (Reserve)
27	NC	No Connection (Reserve)
28	VSS	Ground
29	NC	No Connection (Reserve)
30	NC	No Connection (Reserve)
31	LED_GND	LED Ground
32	LED_GND	LED Ground
33	LED_GND	LED Ground
34	NC	No Connection (Reserve)
35	LED_PWM	PWM Control Signal of LED Converter
36	LED_EN	Enable Control Signal of LED Converter
37	NC	No Connection (Reserve)
38	LED_VCCS	LED Power Supply
39	LED_VCCS	LED Power Supply
40	LED_VCCS	LED Power Supply

Note (1) The first pixel is odd as shown in the following figure.



Version 3.0 8/36 23 September 2013



#### 4.3 ELECTRICAL CHARACTERISTICS

#### 4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			Unit	Note
		Symbol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		vccs	3.0	3.3	3.6	V	(1)
Ripple Voltage		$V_{RP}$	-	50	-	mV	(1)
Inrush Current		I <sub>RUSH</sub>	-	-	1.5	Α	(1),(2)
Mosaic		loo	-	200	220	mA	(3)a
Power Supply Current	Black	lcc	-	218	250	mA	(3)

Note (1) The ambient temperature is  $Ta = 25 \pm 2$  °C.


Note (2)  $I_{RUSH}$ : the maximum current when VCCS is rising

 $I_{\text{IS}}$ : the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



#### VCCS rising time is 0.5ms




Version 3.0 23 September 2013 9 / 36



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25  $\pm$  2 °C, DC Current and  $f_v$  = 60 Hz, whereas a specified power dissipation check pattern is displayed.

#### a. Mosaic Pattern



Active Area




#### 4.3.2 LED CONVERTER SPECIFICATION

Doros	notor	Symbol		Value		Linit	Note
Palai	neter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input pow	er supply voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	ILED <sub>RUSH</sub>	-	-	1.5	Α	(1)	
EN Control Level	Backlight On		2.2	-	3.6	V	
EN Control Level	Backlight Off		0	-	0.6	V	
PWM Control Level	PWM High Level		2.2	-	3.6	V	
r www control Level	PWM Low Level		0	-	0.6	V	
PWM Control Duty F	Ratio		5	-	100	%	
PWM Control F Voltage	Permissive Ripple	VPWM_pp	-	-	100	mV	
PWM Control Frequ	f <sub>PWM</sub>	190	-	2K	Hz	(2)	
LED Power Current	LED_VCCS =Typ.	ILED	-	124	135	mA	(3)

Note (1) ILED<sub>RUSH</sub>: the maximum current when LED\_VCCS is rising,


ILED<sub>IS</sub>: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED\_VCCS = Typ, Ta = 25  $\pm$  2  $^{\circ}$ C, f<sub>PWM</sub> = 200 Hz, Duty=100%.





#### VLED rising time is 0.5ms



Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency 
$$f_{\text{PWM}}$$
 should be in the range 
$$(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$$
 
$$N: \text{Integer} \ \ (N\geq 3)$$
 
$$f: \text{Frame rate}$$

Note (3) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta = 25  $\pm$  2 °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.




#### 4.3.3 BACKLIGHT UNIT

 $Ta = 25 \pm 2 \, ^{\circ}C$ 

Devementes	Curahal		Value		l lm:4	Note	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note	
LED Light Bar Power Supply Voltage	VL	27.5	31.9	33	V	(4)(2)(Duty(1000()	
LED Light Bar Power Supply Current	lL	-	39	-	mA	(1)(2)(Duty100%)	
Power Consumption	PL	-	1.24	1.28	W	(3)	
LED Life Time	$L_BL$	12000	-	-	Hrs	(4)	

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3)  $P_L = I_L \times V_L$  (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta =  $25 \pm 2$  °C and I<sub>L</sub> =19.5 mA(Per EA) until the brightness becomes  $\leq 50\%$  of its original value.




#### 4.4 LVDS INPUT SIGNAL TIMING SPECIFICATIONS


#### 4.4.1 LVDS DC SPECIFICATIONS

Parameter	Symbol		Value	Unit	Note	
	,	Min.	Тур.	Тур. Мах.		
LVDS Differential Input High Threshold	$V_{\text{TH(LVDS)}}$	-	-	+100	mV	(1), V <sub>CM</sub> =1.2V
LVDS Differential Input Low Threshold	V <sub>TL(LVDS)</sub>	-100	-	-	mV	(1) V <sub>CM</sub> =1.2V
LVDS Common Mode Voltage	$V_{CM}$	1.125	-	1.375	V	(1)
LVDS Differential Input Voltage	V <sub>ID</sub>	100	-	600	mV	(1)
LVDS Terminating Resistor	R <sub>⊤</sub>		100		Ohm	-

Note (1) The parameters of LVDS signals are defined as the following figures.



#### 4.4.2 LVDS DATA FORMAT



Version 3.0 23 September 2013 14 / 36



#### 4.4.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[	Data	Sign	al							
	Color			Re	ed					Gre	en					BI	ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of Red	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage




#### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	72.6	76.42	80.24	MHz	-
	Vertical Total Time	TV	774	800	1000	TH	-
	Vertical Active Display Period	TVD	768	768	768	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
DE	Horizontal Total Time	TH	1466	1592	1990	Тс	-
	Horizontal Active Display Period	THD	1366	1366	1366	Тс	-
	Horizontal Active Blanking Period	THB	TH-THD	226	TH-THD	Тс	-

Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.

#### **INPUT SIGNAL TIMING DIAGRAM**






#### 4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.

•				•	_
Symbol		Value	Value		Note
Symbol	Min.	Тур.	Max.	Unit	Note
t1	0.5	-	10	ms	
t2	0	-	50	ms	
t3	0	-	50	ms	
t4	500	-	-	ms	
t5	200	-	-	ms	
t6	200	-	-	ms	
t7	0.5	-	10	ms	
t <sub>A</sub>	0.5	-	10	ms	
t <sub>B</sub>	0		10	ms	
t <sub>C</sub>	1	-	-	ms	
t <sub>D</sub>	1	-	-	ms	
t <sub>E</sub>	1	-	-	ms	
t <sub>F</sub>	1	-	-	ms	



- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) Please avoid floating state of the interface signal during signal invalid period.
- Note (3) It is recommended that the backlight power must be turned on after the power supply for LCD and the interface signal is valid.

Version 3.0 23 September 2013 17 / 36



#### 5. OPTICAL CHARACTERISTICS

#### **5.1 TEST CONDITIONS**

Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	$V_{CC}$	3.3	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Light Bar Input Current	Ι <sub>L</sub>	57	mA			


The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

#### **5.2 OPTICAL SPECIFICATIONS**

Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		250	400	-	-	(2), (5) (7)
Response Time		T <sub>R</sub>		-	3	8	ms	(2) (7)
Response fille	;	$T_F$		-	7	12	ms	(3),(7)
Average Lumina	ance of White	LAVE		170	200	-	cd/m <sup>2</sup>	(4), (6),(7)
	Red	Rx	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		0.581		•	
		Ry	Viewing Normal Angle		0.339		-	
	Green	Gx			0.329		-	
Color		Gy		Тур –	0.567	Typ +	-	
Color Chromaticity	Blue	Bx		0.03	0.159	0.03	ı	(1),(7)
		Ву			0.136		•	
	White	Wx			0.313		•	
	vvriite	Wy			0.329		-	
	Harizantal	$\theta_x$ +		40	45			
Viscosia a Assala	Horizontal	$\theta_{x}$ -	OD: 40	40	45	-	D	(1),(5),
Viewing Angle	Mantiaal	θ <sub>Y</sub> +	CR≥10	15	20	Deg.		(7)
	Vertical	θ <sub>Y</sub> -		40	45	-	-	
White Variation	of 5 Points	δW <sub>5p</sub>	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	80	-		%	(5),(6), (7)



Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ): Normal



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T<sub>R</sub>, T<sub>F</sub>):



Note (4) Definition of Average Luminance of White (L<sub>AVE</sub>):

Measure the luminance of White at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 3.0 23 September 2013 19 / 36




#### Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



#### Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of White at 5 points  $\delta W_{5p} = \{ \text{Minimum [L (1)~L (5)] / Maximum [L (1)~L (5)]} \}^* 100\%$ 



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0 23 September 2013 20 / 36



#### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	, , , ,
High Temperature & High Humidity Operation Test	50℃, 80% RH, 240 hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




#### 7. PACKING

#### 7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N101BGE L31
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.
- (c) Serial ID: XXXXXXXXYMDXNNNN



- (d) Production Location: MADE IN XXXX.
- (e) UL Logo: XXXX is UL factory ID.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



#### 7.2 CARTON




Figure. 7-1 Packing method

Version 3.0 23 September 2013 23 / 36



#### 7.3 PALLET




Figure. 7-2 Packing method

Version 3.0 23 September 2013 24 / 36



#### 7.4 UN-PACKAGING METHOD




Figure. 7-3 Un-Packing method

Version 3.0 23 September 2013 **25 / 36** 



#### 8. PRECAUTIONS

#### 8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

#### **8.2 STORAGE PRECAUTIONS**

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

#### **8.3 OPERATION PRECAUTIONS**

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the INXS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 3.0 23 September 2013 26 / 36



#### Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	ID system manufacturer name ("CMN")	0D	00001101
9	9	ID system manufacturer name	AE	10101110
10	0A	ID system Product Code (LSB)	40	01000000
11	0B	ID system Product Code (LSB)	10	00010000
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture ("23")	17	00010111
17	11	Year of manufacture ("2013")	17	00010111
18	12	EDID structure version ("1")	01	0000001
19	13	EDID revision ("3")	03	00000011
20	14	Video I/P definition("Digital")	80	10000000
21	15	Active area horizontal ("22.252cm")	16	00010110
22	16	Active area vertical ("12.511cm")	0D	00001101
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support (RGB Color)	0A	00001010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	B1	10110001
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	F5	11110101
27	1B	Rx=0.5805	94	10010100
28	1C	Ry=0.3389	56	01010110
29	1D	Gx=0.3285	54	01010100
30	1E	Gy=0.5672	91	10010001
31	1F	Bx=0.1587	28	00101000
32	20	By=0.1358	22	00100010
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	0000001
39	27	Standard timing ID # 1	01	0000001
40	28	Standard timing ID # 2	01	00000001

Version 3.0 23 September 2013 27 / 36



		1	T	T
41	29	Standard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("76.42MHz")	DA	11011010
55	37	# 1 Pixel clock (hex LSB first)	1D	00011101
56	38	# 1 H active ("1366")	56	01010110
57	39	# 1 H blank ("226")	E2	11100010
58	3A	# 1 H active : H blank	50	01010000
59	3B	# 1 V active ("768")	00	00000000
60	3C	# 1 V blank ("32")	20	00100000
61	3D	# 1 V active : V blank	30	00110000
62	3E	# 1 H sync offset ("136")	88	10001000
63	3F	# 1 H sync pulse width ("30")	1E	00011110
64	40	# 1 V sync offset : V sync pulse width ("8 : 12")	8C	10001100
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("222 mm")	DE	11011110
67	43	# 1 V image size ("125 mm")	7D	01111101
68	44	# 1 H image size : V image size	00	00000000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol	18	00011000
72	47	Negatives	00	00000000
73	48	Detailed timing description # 2	00	00000000
74	49	# 2 Flag	00	00000000
75	4A	# 2 Reserved # 2 ASCII string Model name	FE	11111110
76	4B 4C	# 2 Flag	00	00000000
77	4C 4D		4E	01001110
78	4D 4E	# 2 Character of Model name ("N") # 2 Character of Model name ("1")	31	00110001
79				00110001
80	4F	# 2 Character of Model name ("0")	30	00110000
81	50 51	# 2 Character of Model name ("1")	31 42	0100001
82	51 52	# 2 Character of Model name ("B")	+	01000010
83	52	# 2 Character of Model name ("G")	47	01000111
83	53	# 2 Character of Model name ("E")	45 2D	0010101
85	54	# 2 Character of Model name ("-")	2D 4C	01001101
	55	# 2 Character of Model name ("L")	33	-
86	56	# 2 Character of Model name ("3")	<u> </u>	00110011


Version 3.0 23 September 2013 28 / 36



87	57	# 2 Character of Model name ("1")	31	00110001
88	58	# 2 New line character indicates end of ASCII string	0A	00001010
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 ASCII string Vendor	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 1st character of string ("C")	43	01000011
96	60	# 3 2nd character of string ("M")	4D	01001101
97	61	# 3 3rd character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 ASCII string Model Name	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 Character of Model name ("N")	4E	01001110
114	72	# 4 Character of Model name ("1")	31	00110001
115	73	# 4 Character of Model name ("0")	30	00110000
116	74	# 4 Character of Model name ("1")	31	00110001
117	75	# 4 Character of Model name ("B")	42	01000010
118	76	# 4 Character of Model name ("G")	47	01000111
119	77	# 4 Character of Model name ("E")	45	01000101
120	78	# 4 Character of Model name ("-")	2D	00101101
121	79	# 4 Character of Model name ("L")	4C	01001100
122	7A	# 4 Character of Model name ("3")	33	00110011
123	7B	# 4 Character of Model name ("1")	31	00110001
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	51	01010001





#### **Appendix. OUTLINE DRAWING**




Version 3.0 23 September 2013 **30 / 36** 










DRIVER IC, FPC, TCON, AND VR LOCATIONS SEE NOTES FOR EXPLANATION









- NOTES:

  1. LCD MODULE INPUT CONNECTOR: I-PEX 20455-040E-12 OR EQUIVALENT.

  2. IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMBERA, WLAN, WAN OR FOREIGN OBJECTS OVER FPC, T-CON AND VR LOCATIONS.


  3. LVDS CONNECTOR IS MEASURED AT PINI AND ITS MATING LINE.

  4. MODULE FLATNESS SPEC 2.0mm MAX.


  5. "( )" MARKS THE REFERENCE DIMENSIONS.




#### **Appendix. SYSTEM COVER DESIGN GUIDANCE**












Version 3.0 23 September 2013 34 / 36





Version 3.0 23 September 2013 35 / 36



Definition	Screw boss height should be designed with respect to the height of bracket bottom surface to panel bottom surface + flatness change of panel itself. Because gap will exist between screw boss and bracket, if the screw boss height is smaller. As result while fastening screw, bracket will deformed and pooling issue may occur.
11	Assembly SOP examination for system front-cover with Hook design
	Assembly Pressure
	System front-cover
	LCD Backlight
	System
	rear-cover
	Assembly Pressure
Definition	To prevent panel crack during system front-cover assembly process with hook design, it is not recommended to press panel or any location that related directly to the panel.
12	Assembly SOP examination for system front-cover with Double tape design
	Assembly Force System front-cover
	LCD Double tape  Backlight System
	System
	rear-cover
	Flat surface stage
Definition	To prevent panel crack during system front-cover assembly process with double tape design, it is only allowed to give slight pressure (MAX 3 Kgf/50mm2) with large contact area. This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the assembly.